View TDA8416_142034.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
TDA8416 TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
Preliminary specification File under Integrated Circuits, IC02 November 1989
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
GENERAL DESCRIPTION The TDA8416 is a processor of stereo/dual language signals (B/G-standard) for stereo sound television receivers and VTRs, using the switched-capacitor technique. The AF signals at the TDA8416 inputs must be "(L+R)/2" or "language A" on one channel and "R" or "language B" on the second channel (where L = left and R = right). The carrier frequency of the second channel is also modulated by an identification signal (stereo or dual sound). The device is controlled by a microcomputer via the two-line, bidirectional I2C-bus.
TDA8416
Features * Use of the switched-capacitor technique for signal processing * Small amount of peripheral components * Integrated anti-aliasing filters * Low distortion AF signal handling * Integrated de-emphasis with a time constant of 50 s * Two general purpose output ports * Full ESD protection
QUICK REFERENCE DATA PARAMETER Supply voltage (pin 15) Supply current (pin 15) AF output signal (RMS value) (pins 11 to 14) Weighted signal-to-noise ratio of the AF output signals (CCIR 468/3) Crosstalk attenuation stereo mode at dual sound mode at Pilot signal input sensitivity Total harmonic distortion PACKAGE OUTLINE 20-lead DIL; plastic (SOT146); SOT146-1; 1996 November 18. f = 1 kHz f = 40 Hz to 12.5 kHz S DS Vi THD 40 70 - - - - 2.5 0.1 - - - - dB dB mV % (S+W)/W 70 - - dB Vo - 2 - V CONDITION VP IP SYMBOL - - MIN. TYP. 12 10 - - MAX. V mA UNIT
November 1989
2
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
TDA8416
November 1989
3
Fig.1 Block diagram.
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
TDA8416
Fig.2 Input and output loading diagram.
November 1989
4
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
PINNING 1 Control port C1 2 SDA, serial data line (I2 C-bus) 3 SCL, serial clock line (I2 C-bus) 4 Oscillator input (or quartz) 5 Digital ground (0 V) 6 External AF input (E5) 7 Sound channel input AF2 (E2) 8 Sound channel input AF1 (E1) 9 External AF input (E4) 10 External AF input (E3) 11 Output A4 AF 2 output 12 Output A3 AF 2 output 13 Output A2 AF 1 output 14 Output A1 AF 1 output 15 Supply voltage VP 16 Analogue ground (0 V) 17 Ripple rejection improvement 18 Mute input 19 Control port C2 20 Module address (MAD) FUNCTIONAL DESCRIPTION Anti-aliasing filters
TDA8416
Frequency band limitation is performed by a second order Sallen and Key low-pass filter inserted in the AF signal path and the identification circuit. This limitation is necessary because of the time-discrete signal processing needed to meet the Nyquist criterium. Identification To enable the identification of the transmitted AF signal (mono, stereo or dual sound), the carrier frequency of the second channel (E2) is also modulated by an identification signal. The identification signal is a 54.6875 kHz pilot carrier signal which is 50% amplitude modulated by either a 117.4 Hz signal for stereo transmission or by a 274.1 Hz signal for dual sound transmission. The identification section of the circuit consists of a 54 kHz high-pass filter followed by a gain controlled amplifier with an AM demodulator. The total gain of the high-pass filter and the amplifier is approximately 56 dB. The demodulated identification signal is filtered by the identification band-pass filters, (117.4 Hz for stereo transmission, 274.1 Hz for dual sound transmission). The output from either filter is converted to a DC signal by a peak detector and the necessary hysteresis is performed by a Schmitt-trigger. The resultant DC output signals indicate the status of the transmitter (mono, stereo or dual sound).
November 1989
5
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
De-matrix and de-emphasis
TDA8416
Depending on the results of the identification circuit (mono, stereo or dual sound) the AF signals at the inputs E1 and E2 are converted to the signals at E1* and E2* as listed in Table 1. Table 1 Transmitter status (1) TRANSMITTER STATUS mono stereo dual sound Note 1. L = left channel signal; R = right channel signal; A = first sound channel signal; B = second sound channel signal This section of the circuit also performs the de-emphasis (50 s time constant) with a high degree of accuracy. AF switch The AF switch is used to switch to either the internal sound sources (E1* or E1* and E2*) or, to the external sound source (E3 and E4) and is controlled via the I2 C-bus. Source selector The source selector is used to connect the outputs from the AF switch to the outputs A1 to A4 as illustrated by Table 5. The selector is controlled via the I2 C-bus. Muting In this mode the AF outputs A1 to A4 are muted, and the identification circuit is deactivated (mono). The muting is active after power-on reset or as a result of user control (via the mute input and bit CR3 of the control byte of the mute and port control register; see Table 4). Sound mute If the switch register is set to (00) hex, (sound mute) only the AF outputs are muted, the identification circuit is still active and can be read (status register) via the I2 C-bus. Power-on reset The following actions are carried out by the internal power-on reset when it is active: * The AF outputs are muted * The identification circuit is deactivated (mono) * The control ports (C1 and C2) are set LOW * The I2 C-bus transceiver is initialized E1 0.7(L+R) 0.7(L+R) 0.7A - 2R B E2 2(L+R) 4L 2A E1* - 4R 2B E2*
November 1989
6
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
When the power-on reset becomes passive the following occurs:
TDA8416
* The AF outputs are kept in the mute state until the contents of the switch register are changed from (00) hex via the I2 C-bus * The identification circuit is activated * The control ports are LOW until the mute and control port register is changed (CR bits 10, 11, 20 and 21) * The I2 C-bus transceiver is activated
Fig.3 Mute modes.
November 1989
7
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
Control ports
TDA8416
The general purpose control ports C1 and C2 can be set to LOW, HIGH or high impedance via the I2C-bus. I2 C-bus receiver and data handling Bus specification The TDA8416 is controlled, via the bidirectional 2-line I2 C-bus, by a microcomputer. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy. When the bus is free both lines are HIGH. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. The set up and hold times are specified in the CHARACTERISTICS. A HIGH-to-LOW transition of the SDA line while SCL is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the SDA line while SCL is HIGH is defined as the stop condition (P). The bus receiver will be reset on the reception of a start condition. The bus is considered to be busy after the start condition. The bus is considered to be free again after a stop condition. The I2 C-BUS PROTOCOL OF THE TDA8416 The TDA8416 is controlled by a microcomputer and can be written to or read from via the I2 C-bus. The first byte is the address and determines whether the TDA8416 is to be read from (status register) or written to (switch register or mute and port control register).
Read from (TDA8416 is a slave transmitter)
Write to (TDA8416 is a slave receiver)
Where: S = start bit A = acknowledge bit MAD = module address bit
The MAD input (pin 20) allows the TDA8416 to operate from two different addresses: MAD = LOW = > A3 = A4 = 0 - > slave address = 1000 010 MAD = HIGH = > A3 = A4 = 1 - > slave address = 1011 010
Fig.4 Address byte.
November 1989
8
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
Reading the TDA8416
TDA8416
Reading the TDA8416 means reading the status register and the data stream will have the format as illustrated in Fig.5.
Where: S = start bit A = acknowledge bit P = stop bit MAD = module address
Fig.5 Read format. The second byte, the contents of the status register, is defined by Table 2. Table 2 D7 PONRES Note 1. PONRES = power on reset; 1 = power on reset active after switching on or power breakdown; 0 = after reading the status register; ST = stereo transmission; DS = dual sound transmission The truth table for the ST and DS bits is provided by Table 3. Table 3 Truth table for the ST and DS bits ST 0 0 1 DS 0 1 0 mono transmission dual sound transmission stereo transmission DEFINITION Status register (see note 1) D6 ST D5 DS D4 0 D3 0 D2 0 D1 0 D0 0
November 1989
9
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
Writing to the TDA8416
TDA8416
Writing to the TDA8416 means, writing to either the switch register or the mute and port control register. Which one is to be addressed is defined by the subaddress (the second byte) as illustrated by Fig.6. The third byte contains the information to be stored in the specified register.
Where S = start bit A = acknowledge P = stop bit MAD = module
bit
address
Fig.6 Write format. Table 4 defines the contents of the mute and port control register. Table 4 D7 X X X X X X X X Note 1. X = don't care X X X X X X X X Mute and port control register (1) D6 X X X X X X X X 0 1 0 0 1 0 1 X D5 D4 CR3 D3 CR21 D2 CR20 D1 CR11 0 0 1 0 1 X D0 CR10 DEFINITION control port C1 = LOW control port C1 = HIGH control port C1 = high impedance control port C2 = LOW control port C2 = HIGH control port C2 = high impedance mute is active when pin 18 is LOW (default) mute is active when pin 18 is HIGH
November 1989
10
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
Table 5 defines the contents of the switch register. Table 5 Switch register (1) INPUT E1 - M St stereo sound A sound B dual sound dual sound mix St DS DS DS DS DS DS DS DS DS external - - - - - - - - - - Note 1. M = mono; St = stereo; DS = dual sound; R = right; L = left; L* = (L + R)/2; A = sound A; B = sound B - M L* L* A A A A A A A A A - - - - - - - - - - E2 - M R R B B B B B B B B B - - - - - - - - - - E3 - - - - - - - - - - - - - E3 E3 E3 E3 E3 E3 E3 E3 E3 - E4 - - - - - - - - - - - - - E4 E4 E4 E4 E4 E4 E4 E4 E4 - - - - - - - - - - - - - - - - - - - - - - - E5 OUTPUT E5 A1 A2 A3 A4 no signal M L* L A B A B A A A B A E3 E4 E3 E4 E3 E3 E3 E4 E3 E5 M L* R A B A B B A B B B E3 E4 E4 E4 E3 E4 E3 E4 E4 E5 M L* L A B B A A A A A B E3 E4 E3 E3 E4 E3 E3 E3 E4 E5 M L* R A B B A A B B B B E3 E4 E4 E3 E4 E3 E4 E4 E4 E5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 1 0 1 1 0 0 1 1 1 1 0 1 1 0 1 0 1 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 0 1 0 0 1 0 0 0 1 0 0 0 0 1 0 1 0 1 1 0 1 1 1 0 1 1 1 0 1 0 1 1 0
TDA8416
SWITCH REGISTER sound mute mono
D7 D6 D5 D4 D3 D2 D1 D0
(HEX)
0 0 0 0 0 1 0 1 0 0 0 1 0 0 1 0 1 0 0 0 1 0 0
(00) (10) (10) (2A) (10) (1F) (1C) (13) (12) (18) (1A) (1B) (1E) (70) (7F) (7A) (73) (7C) (72) (78) (7B) (7E) (80)
November 1989
11
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
RATINGS Limiting values in accordance with Absolute Maximum System (IEC 134) PARAMETER Supply voltage(1) Output current pins 11, 12, 13, 14 pins 1 and 19 (sink) (source) Input voltage (not pin 18) Input voltage pin 18 Output voltage Total power dissipation ESD protection (each pin) (0 /200 pF) Operating ambient temperature range Storage temperature range Note 1. Supply voltage may be applied only when both pins 5 and 15 are connected to ground. IO IO -IO VI VI = V18-16 VO Ptot Ves Tamb Tstg - - - 0 - 0 - 500 0 -40 - - - - - - - - - - 10 7 3 VP 7 VP 1 - SYMBOL VP = V15-16 - MIN. - TYP.
TDA8416
MAX. 13.2 V
UNIT
mA mA mA V V V W V C C
+ 70 + 150
November 1989
12
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
CHARACTERISTICS VP = 12 V; Tamb = 25 C. Measurement conditions (see Fig.7): reference level is 1 V (RMS); test frequency = 3.183 kHz; noise measurement in accordance with DIN 45405, CCIR 468-3; oscillator frequency = 10 MHz; pre-emphasis time constant = 50 s. PARAMETER Supplies Supply voltage Supply current DC levels pins 6 - 14 and 17 pin 4 Bus transceiver Clock frequency (I2 C-bus) Clock SCL (pin 3) Input voltage LOW Input voltage HIGH Timing LOW period Timing HIGH period Rise time Fall time Input current LOW Input current HIGH Data SDA (pin 2) Input voltage LOW Input voltage HIGH Rise time Fall time Data set-up time Input current LOW Input current HIGH Output current LOW MAD (pin 20) Input voltage LOW Input voltage HIGH V20-5 V20-5 - 3.0 - - 2.0 - VIL VIH tr tf tSU; DAT -IIL IIH IOL -0.3 3 - - 0.25 - - 3 - - - - - - - - 1.5 5 1 0.3 - 10 10 - VIL VIH tLOW tHIGH tr tf -IIL IIH -0.3 3 4.7 4 - - - - - - - - - - - - 1.5 5 - - 1 0.3 10 10 note 1 fCLK 0.7 - 100 Vn-16 V4-5 - - 3.25 2 - - VP = V15-16 IP = I15 10.8 - 12 10 CONDITIONS SYMBOL MIN. TYP.
TDA8416
MAX.
UNIT
13.2 -
V mA V V
kHz
V V s s s s A A
V V s s s A A mA
V V
November 1989
13
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
PARAMETER Mute port (pin 18) Input voltage LOW Input voltage HIGH Control ports (pins 1 and 19) Output voltage LOW Output voltage HIGH Output impedance Output current LOW Output current HIGH AF stages and identification (pins 7 to 14) Input impedance (pins 7 to 10) Input voltage E1 Input voltage E2 Input voltage E2 for identification active (RMS value) Voltage gain 7-15/output Voltage gain 8-15/output Voltage gain 6, 9, 10-15/output Crosstalk attenuation dual mode stereo mode Output impedance (pins 11 to 14) De-emphasis time constant Frequency response Total harmonic distortion Capacitive load (pins 11 to 14) Output signal (RMS value) (pins 11 to 14) THD 0.2% VO - - 2 CL - - 1.5 note 10 THD - - 0.2 note 9 note 6 f 49.5 -1 50 - ZO 400 500 600 notes 6 to 8 ds s 70 30 75 50 - - Gv -0.1 0 0.1 note 4 note 5 note 5 Vi Gv Gv 2.5 5.9 8.9 - 6 9 - 6.1 9.1 Zi VI VI 150 - - 200 - - - 0.7 1 note 3 note 3 3-state VOL VOH ZO IOL -IOH - 4.5 1 1 1 - - - - - 0.5 5 - - - note 2 note 2 VIL VIH -0.3 3 - - 1.5 5 CONDITIONS SYMBOL MIN. TYP.
TDA8416
MAX.
UNIT
V V
V V M mA mA
k V V
mV dB dB dB dB dB s dB % nF
50.5 1
V
November 1989
14
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
PARAMETER Ripple rejection Noise from I2 C-bus Signal-to-noise ratio Signal suppression during mute Change of output DC voltage level between any two modes Oscillator Oscillator frequency External oscillator signal (RMS value) Quartz series resistor Impedance Capacitance Notes to the characteristics 1. Full specification of I2 C-bus will be supplied on request. V4-5 R1 Zi COSC 1.7 - - - - - -1.2 + j9.3 1.7 - 100 - - fOSC - 10 - note 6 SS 70 75 - CONDITIONS note 11 SYMBOL RR NR (S+W)/W - 70 MIN. 50 66 - - TYP. - -80 -
TDA8416
MAX.
UNIT dB dB dBV CCIR dB
-
-
30
mV
MHz V k pF
2. Programmable mute state. If the CR3 bit of the mute and port control register is LOW, the mute is active LOW; if it is HIGH, the mute input is active HIGH. 3. Output current IO 1 mA. 4. Unmodulated. 5. f = 400 Hz; RL = 1 M. 6. 40 Hz f 15 kHz. 7. In dual mode: A(B)-signal into B(A)-channel. In stereo mode: R-signal into left, L-signal = 0, reference is 1 V RMS. 8. Source impedance ZS < 1 k. 9. Equivalent to an output level of -3 dB at f = 3.183 kHz. 10. VO = 1 V RMS; f = 1 kHz. 11. Test circuit see Fig.7.
November 1989
15
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
TDA8416
(1) This potentiometer has to be adjusted to achieve the best stereo separation. (2) Direct connection between pins 5 and 16 is achieved.
Fig.7 Application and test circuit.
November 1989
16
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
TDA8416
Voltage input = supply voltage + pulse voltage at 70 Hz = 12 V 50 mV (p-p).
Fig.8 Ripple rejection test circuit.
Fig.9 Total harmonic distortion diagram (stereo mode).
November 1989
17
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
PACKAGE OUTLINE DIP20: plastic dual in-line package; 20 leads (300 mil)
TDA8416
SOT146-1
D seating plane
ME
A2
A
L
A1
c Z e b1 b 20 11 MH wM (e 1)
pin 1 index E
1
10
0
5 scale
10 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 4.2 0.17 A1 min. 0.51 0.020 A2 max. 3.2 0.13 b 1.73 1.30 0.068 0.051 b1 0.53 0.38 0.021 0.015 c 0.36 0.23 0.014 0.009 D
(1)
E
(1)
e 2.54 0.10
e1 7.62 0.30
L 3.60 3.05 0.14 0.12
ME 8.25 7.80 0.32 0.31
MH 10.0 8.3 0.39 0.33
w 0.254 0.01
Z (1) max. 2.0 0.078
26.92 26.54 1.060 1.045
6.40 6.22 0.25 0.24
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT146-1 REFERENCES IEC JEDEC EIAJ SC603 EUROPEAN PROJECTION
ISSUE DATE 92-11-17 95-05-24
November 1989
18
Philips Semiconductors
Preliminary specification
TV and VTR stereo/dual sound processor with integrated filters and I2C-bus control
SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011). Soldering by dipping or by wave The maximum permissible temperature of the solder is 260 C; solder at this temperature must not be in contact DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
TDA8416
with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (Tstg max). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. Repairing soldered joints Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 C, contact may be up to 5 seconds.
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. PURCHASE OF PHILIPS I2C COMPONENTS
Purchase of Philips I2C components conveys a license under the Philips' I2C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
November 1989
19

▲Up To Search▲

Price & Availability of TDA8416

	To Download TDA8416 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .